A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach
Ivan Miro Panades, Alain Greiner, Abbas Sheibanyrad · 2006
The paper presents the DSPIN micro-network, that is an evolution of the SPIN architecture. DSPIN is a scalable packet switching micro-network dedicated to GALS (globally asynchronous, locally synchronous) clustered, multi-processors, systems on chip. The DSPIN architecture has a very small footprint and provides to the system designer both guaranteed latency, and guaranteed throughput services for real-time applications