CMOS transistor faults and their effect on logic design
Rebecca Evans, Will R. Moore · 1988
In CMOS technology the modes of failure of individual transistors lead to combinational logic circuits designed in different styles having very different testability properties. This paper briefly reviews the various faults present in CMOS circuits and how their presence affects the testability of two logic design styles: static full CMOS and dynamic domino CMOS. >