CAD Tools for CORDIC IP Cores Generation
Vladimir I. Hahanov, Olga Melnikova, D. I. Melnik, Philat Levchenko · 2006
The paper describes the CAD tools for CORDIC IP cores generation. It gives an opportunity for user to generate fully synthesizable, verified VHDL modules, which can be further used in digital systems design.