A novel programmable digital signal processor for multimedia applications
Li-Chun Lin, Tay–Jyi Lin, Chen-Chia Lee, Chie-Min Chao, Shin-Kai Chen, Chia-Hsien Liu, Pi-Chen Hsiao, Chih‐Wei Liu, Chein-Wei Jen · 2005
This work presents a DSP architecture for multimedia applications. The DSP core is a simple RISC processor from the programmer's view, which has a high-performance DSP unit and the applications can be easily targeted on the RISC shell to reduce the development time. Moreover, the DSP unit is itself a fully-programmable 4-way VLIW datapath, which has a novel ping-pong register file. To smooth the instruction execution of the two-level programmable DSP processor and improve the code density, we propose a hierarchical encoding scheme for variable-length instructions. The simulations show that our DSP has comparable performance with state-of-the-art DSP architectures, and the hierarchical instruction encoding saves 31%/spl sim/64% code sizes compared to the fixed-length instruction encoding.