Clean formal semantics for VHDL
Péter Breuer, Luis Sánchez Fernández, Carlos Delgado Kloos · 2002
A simple formal semantics for the standard hardware description language VHDL is set out in functional style. The presentation comprises an executable specification for a synchronously clocked VHDL simulator.>