Design and verification of a self-timed RAM
Lars Nielsen, J�rgen Staunstrup · 2002
This paper describes a self-timed static RAM. A single bit RAM is described in the design language SYNCHRONIZED TRANSITIONS and using the verification tools supporting this language, it is shown that the design is speed-independent. Furthermore, a transistor level implementation of the design is presented.