Pipelined architecture for discrete wavelet transform implementation on FPGA
Mohammed Bahoura, Hassan Ezzaidi · 2010
In this paper, we propose a pipelined real-time architecture for forward/inverse wavelet transforms that take into account the filter group delays. The required resources and the reconstruction error of this architecture were evaluated and compared to those of the conventional one. These architectures were implemented on FPGA using Xilinx System Generator and XUP Virtex-II Pro development board.