A high-level synthesis methodology for low-power VLSI design
Laurence Goodby, Alex Orailoğlu, Paul M. Chau · 2002
A high-level synthesis methodology for low-power design is described. With the objective of supporting the design of low-power, performance-constrained systems such as signal processing applications, the methodology enables the designer to place throughput and latency constraints on the synthesized design. A library-based design style is used, where libraries may include multiple implementations of each component type. Library components are characterized by their relative power, area, and delay performance. The methodology has been implemented in the Sierra high-level synthesis system.