The Need For Formal Verification In Hardware Design And What Formal Verification Has Not Done For Me Lately

Kurt Keutzer · 2005

The problem of verifying that the design of an integrated circuit will perform the tasks required by its specification is currently a perplexing one for circuit designers. Unfortunately, formal verification techniques in general, and theorem proving techniques in particular, have not been able to alleviate this problem. This paper briefly outlines the verification tasks required in a circuit design and identify those verification tasks for which formal approaches may be most beneficial.

Read the paper · More papers on PaperTik