Design of reconfigurable array multipliers and multiplier-accumulators
Chin‐Long Wey, Jin-Fu Li · 2005
A reconfigurable structure allows us to provide a large number of resources that can be used in different ways by different applications. This work presents the design methodology of reconfigurable array multipliers. A 64-bit reconfigurable multiplier can execute one 64-bit, two 32-bit, four 16-bit, and eight 8-bit multiplications depending upon three control signals. The hardware overhead includes 192 two-input AND gates and 3 control signals. Comparing with the original 64-bit array multiplier which requires 4032 full adders and 4096 two-input AND gates, the hardware overhead is very small. With additional metal lines for interconnections, the hardware overhead will not increase the chip area. In other words, the high reconfigurability of the developed circuit is achieved with negligible hardware overhead and virtually no performance overhead. The reconfigurable structure continues to use the conventional array multiplier with minor changes. This study also presents the design methodology of reconfigurable multiplier-accumulators (A/spl times/B+C) for signal processing applications.