Design and test of memory management unit and cache controller chip
D. Hsieh, Feipei Lai · 2002
A design and test of memory management unit and cache controller (MMU/CC) chip for the Multiprocessor Architecture Reconciling Symbolic with numerical processing (MARS) are presented in this paper. MMU/CC can provide the memory access requirement of the MARS system for one load per cycle in the absence of cache miss, TLB miss, exception or interrupt. Not only the cache and memory operations are supported, but also an invalidation cache coherence protocol is embedded. The MMU/CC chip has 66290 transistors and 144 pins. The die size is 8653 /spl mu/m * 7114 /spl mu/m. We take a detailed look at critical issues of the design trade-offs, floor-planning, and testing.>