ANALOG AND MIXED-SIGNAL EXTENSIONS TO VHDL
E. Christen, Kenneth Bakalar · 1997
VHDL 1076.1 is an extension to the well-established VHDL 1076 language to support the description and simulation of continuous and mixed continuous/discrete systems. We provide an overview of the extended language.