FPGA Implementation of ALU using Vedic Mathematics
B V Chetan, H Arpitha, Meghana Vishwanath · IOSR Journal of VLSI and Signal processing · 2016
Arithmetic and Logic Unit (ALU) is the most crucial and core component of central processing unit as well as of number of embedded systems and microprocessors.ALU consists of many computational units like adders, multipliers, logical units etc. Vedic Mathematics concepts are proposed here for designing the computational units of an 8-bit ALU.Here, a high-speed 8×8 bit multiplier is proposed which is based on the Vedic multiplier mechanism.A divider based on vedic mathematics is also proposed here.The proposed Vedic mathematics based ALU is designed using high level hardware description language -Verilog, followed by synthesization using EDA tool, Xilinx ISE 14.1.Finally, the synthesized circuit has been implemented on Xilinx Spartan-6 Field Programmable Gate Array (FPGA) device.