2400-MFLOPS reconfigurable parallel VLSI processor for robot control
Yoshichika Fujioka, Michitaka Kameyama · 2002
The architecture of a floating-point reconfigurable parallel VLSI processor is proposed to reduce the latency for robot control, because the computation is performed in a feedback loop. In each processor element, switching hardware is used to change the connection between the multipliers and the adders, so that the multiply-adders having the desired number of multipliers can be reconstructed. Since the data transfer is performed by direct connection between the multipliers and adders, the overhead for data transfer is reduced. The chip evaluation based on 0.8- mu m CMOS design rule shows that the latency for resolved acceleration control computation of a twelve-degrees-of-freedom redundant manipulator becomes about 32 mu s, which is about sixty times faster than that of a parallel processor approach using conventional digital signal processors.>