The design and implementation of the TRIPS prototype chip

Robert McDonald, Doug Burger, Steve Keckler · 2005

This article consists of a collection of slides from the authors' conference presentation. They conclude that: distributed microarchitecture; wire delay; distributed component protocol; tiled microarchitecture; design productivity; instruction-level parallelism; and EDGE ISA.

Read the paper · More papers on PaperTik