Hardware IP for scheduling of periodic tasks in multiprocessor systems
Habibullah Jamal, Zeeshan Ali Khan · WSEAS Transactions on Computers archive · 2008
The article presents an Intellectual Property (IP) for scheduling of multiprocessor systems that is designed using FPGA. The purpose of the IP is to minimize the processor time for scheduling activity by implementing the functionality in hardware. The algorithm implemented clusters the similar tasks on the same processor. Processors not in use are switched to power saving mode and they are only turned on if there is no other processor to take on the required activity.