32 bit ALU using Clock Gating and Carry Select Adder
Liril George, R.H. Khade, Padmaja Bangde · 2015
ALU is a fundamental building block of CPU found in computer. It does all process related to arithmetic and logic operations. As the operations become more complex, the ALU become more complex, more expensive and takes up more space in the CPU hence power consumption is a major issue. In this paper, a 32 bit ALU is designed using VHDL. Lower power consumption is achieved using clock gating and the results are compared with 32 bit ALU without clock gating. A carry select adder is used for the arithmetic unit to perform fast arithmetic functions. The design is then implemented in Xilinx Spartan 3E FPGA.