A hardware implementation of a provably correct design of a fault-tolerant clock synchronization circuit
Wilfredo Torres-Pomales · NASA Technical Reports Server (NASA) · 1993
A fault-tolerant clock synchronization system was designed to a proven correct formal specification. Formal methods were used in the development of this specification. A description of the system and an analysis of the tests performed are presented. Plots of typical experimental results are included.