Design and Implementation of High Speed 64-Bit Multiply and Accumulator Unit Using FPGA
Prof. Kinjal va gadia Dipika Chauhan · International Journal of Innovative Research in Computer and Communication Engineering · 2015
In this paper Design of high speed MAC unit based on Vedic multiplier algorithm. Generally MAC useful application such as Digital signal processing like FFT transform , Convolution and correlation. MAC is hardware based module therefore first design of multiplier block and second one is adder block. in this paper to implementation 64bit MAC with reduce the delay and increase the speed of system. The coding done by verilog-HDL and its synthesis and simulation on XILINX ISE.14.5 tool.