Parallel BCH Encoding/decoding Method and VLSI Design for Nonvolatile Memory
Sanghyuk Lee, Kwang‐Hyun Baek · Journal of the Institute of Electronics Engineers of Korea · 2010
This paper has proposed parallel BCH, one of error correction coding methods which has been used to NAND flash memory for SSD(solid state disk). To alter error correction capability, the proposed design improved reliability on data block has higher error rate as used frequency increasingly. Decoding parallel process bit width is as two times as encoding parallel process bit width, that could reduce decoding processing time, accordingly resulting in one half reduction over conventional ECC.