Structure of the low-power interpolation filter and its VLSI implementation for all-digital receiver
Yang Yintang · Journal of Xidian University · 2010
The interpolation filter is the key technology for realizing bit synchronization in all-digital receiver.This paper introduces the structure of the interpolation filter,which is suitable for VLSI.A new structure based on the Farrow structure of Lagrange is proposed,which can be used to improve the operational rate of the filter by pipelining and Parallel processing technology.A comparison in operational rate,hardware complexity and the energy consumption between improved structure and original structure is made.It has been realized by using FPGA.Simulation and experiment show that the structure has a faster operational rate and lower power.