Design of an AVS HD-video Decoder
Peilin Liu · Video Engineering · 2007
This paper proposes an architecture for AVS high definition decoder with the operating frequency of 150 MHz. Based on the analysis of performance required,the paper points out the bottlenecks that should be solved and gives the overall design. Then the paper provides solutions for the optimization of key modules and validates the decoder on FPGA.