Cache Design with Multiple Prefetch Technologies in High-Performance Microprocessors
Zhang Min-xuan · Computer Engineering and Science · 2004
This paper analyzes the traditional instruction prefetch technologies,studies a new instruction prefetch technology based on the communications between compilers and processors with the Explicitly Parallel Instruction Computing architecture, and gives a L1 instruction cache design scheme supporting several technologies.