An Improved Block Based Trace Cache
Haibing Guan · Journal of Chinese Computer Systems · 2007
Trace cache can achieve high bandwidth of instruction fetch by exploiting instruction reuse. SimpleScalar simulation tool set is an important research facility in the research of computer architecture. This paper probes into the trace cache and CPU simulator. We bring forward an improved Block Based Trace Cache, implement it, with giving the analyze of experiment results.