Translation from VHDL to Verilog
Jian Chun Guo · 2000
An analysis is made for the characteristics of the hardware languages VHDL and Verilog languages, and the relations between them are found; the method of the translation from VHDL to Verilog is given. The hardware designing is used.