Design the FIR filter based on FPGA

Xiao Tie-jun · Microcomputer Information · 2010

This paper presentes a method to design the FIR filter based on FPGA which using Dsp Builder as designed tool.It introduces three ways to modeling the filter on DSP Builder and compares their characteristic, then an high step FIR filter was established with the best way.Arithmetic simulation on DSP Builder and function simulation on Modelsim were implemented and the simulation result prove the correctness and feasibility of this design effectively.It shows that this design flow is fast and flexible.

Read the paper · More papers on PaperTik