The Research of FIR Filter Design Methods Implemented on FPGA
Cui Ge-jin · 2006
The optimization designs of FIR filter implemented on FPGA with pipeline technology and distributed arithmetic are presented in the first. The universal design flow of DSP is illustrated with one of the new aided design tools which combine the Simulink envirorment in MATLAB and the development tool of FPGA — DSP Builder.