Design of Digital Phase Locked Loop Based on FPGA

Rongfu Zhang · Keisou gijutsu · 2011

The composing and principle of XOR-Digital Phase Locked Loop are simply described.And every module's parameters based on the ripple of DPLL are analyzed.A DPLL with best parameters match is introduced,which is achieved with Verilog language on FPGA platform.The quality of system appears quick latching,minimum ripple and high precision.

Read the paper · More papers on PaperTik