Assembling and Scheduling IP Packets in Routers
Xicheng Lu · 2002
This paper presents a structure, named Pipe which supports assembling and scheduling IP packets at the output port of the —switch, and two scheduling algorithms fair and greedy. The paper also discusses that how many buffers are needed and the bound of assemble delay. At the last we introduce the implementation of this structure using FPGA.