Decimation Filter Design for DDC and Implementing It with FPGA

HE Zi-sh · Information Technology and Informatization · 2006

This paper describes the system design of decimation filter and the implementing method. Through the cascade of CIC filter, HB filter and FIR filters, the data frequency is cut down. The method is validated by the test results.

Read the paper · More papers on PaperTik