Wire Speed and High Effective Double Hash Floating Pattern Matching

Jing Xu · Microelectronics & Computer · 2008

This paper presents a high effective double hash floating pattern matching algorithm,which can be implemented on an FPGA easily.The advantages of our algorithm are lower FPGA resource consumption,higher processing speed and the patterns can be expediently updated on line.

Read the paper · More papers on PaperTik