The FIR Filter Design Based on FPGA and DSP Builder

Meng Wang · Journal of Taishan University · 2009

A new design method is taken forwords for data filter based on the DSP Builder toolbox of Altera,and a design example of 16bits FIR filter is given.The example illustrates the method's advantages in simplifing design difficulty,improving design speed and flexibility and its application value.

Read the paper · More papers on PaperTik