Phase-locked Frequency Synthesis Technique Controlled by Single-chip Computer

YU Zhao-kun · Journal of East China Geological Institute · 2001

This paper discusses the programmable-controlled frequency synthesis consists of Single-chip, timing counter and please-locked loop. The standarded frequency is formed by the Single-chip computer setting an setting value to timing counter, and the phase-locked loop produces diffrents frequencies discreted for output.

Read the paper · More papers on PaperTik