A new carry bypass circuit in adder

Yue Hao · Journal of Circuits and Systems · 2011

The logic of carry bypass in adder has been optimized,which can be implemented using differential cascade voltage switch with pass-gate(DCVSPG) logic.This method solves the problem of logic conflict in static Manchester carry bypass circuit and eliminates the cost of delay and power in charge stage of dynamic Manchester carry bypass circuit.The area cost of DCVSPG logic carry bypass circuit is decreased by 25% and 9% compared with static Manchester and dynamic Manchester respectively.At 0.25μm process of TSMC and 2.5V voltage,the delay of DCVSPG logic carry bypass circuit is lower than that of static Manchester and dynamic Manchester by 8% and 63% respectively,while the power consumption is also lower than that of them by 86% and 49% respectively.

Read the paper · More papers on PaperTik