Sequential Depth of Integrate Circuits Based on Register Transfer Level

Shen Li · Journal of Tongji University · 2002

In high-level test generation,to grasp better the structural information of high-level circuits,circuits based on Verilog hardware description language (HDL) are researched,and static sequential depth and dynamic sequential depth are introduced firstly.Executive effects of sentences and sequential relations of program are measured by static and dynamic methods,and applications in high-level test generation are analyzed instantially.In addition,behavioral information retrieval of high-level circuits will provide convenience for high-level designs and verifications.

Read the paper · More papers on PaperTik