An Improved Design of Embedded SRAM Built-In Self Test
Zhang Wei · 2003
A modified 13N algorithm for dualport embedded SRAM with complexity of O(n) is presented in the paper With 13N test algorithm and the modified algorithm, a flexible builtin self test (BIST) architecture is designed to test several singleport and dualport SRAM's in the chip