The design of decimal fraction frequency divider based on the language named VHDL

Li Hu · Microcomputer Information · 2010

The design of double module decimal fraction frequency divider based on the language named VHDL is mainly presented in this text. 8 bit digital cymometer is designed for testing at the same time. Simulate is finished on MAX-PLUSⅡ,and download is finished in CMOS CHIP named EPF10K10LC84-3.

Read the paper · More papers on PaperTik