Parallel Hardware Implementation of Convolution using Vedic Mathematics
Mrs.Rashmi Rahul Kulkarni · IOSR Journal of VLSI and Signal processing · 2012
Convolution is fundamental operation of most of the signal processing systems.It is necessity of time to speed up convolution process at very appreciable extent.Here Direct method of computing the discrete linear convolution of finite length sequences is used.The approach is easy to learn because of the similarities to computing the multiplication of two numbers by a pencil and paper calculation.Multipliers are basic building blocks of convolver.Since it dominates most of the execution time, for optimizing the speed, 4×4 bit Vedic multipliers based on Urdhva Tiryagbhyam sutra are used.Convolver has delay of 17.996 ns when implemented on 90 nm process technology FPGA.It also provides necessary modularity, expandability, and regularity to form different convolutions for any number of bits.The coding is done in VHDL (Very High Speed Integrated Circuits Hardware Description Language) for the FPGA , as it is being increasingly used for variety of computationally intensive applications.Simulation and synthesis is done using Xilinx 9.2i.