Hardware Design and Verification Techniques for Supply Chain Risk Mitigation
Liu Bao, Yier Jin, Gang Qu · 2015
We present a brief survey on the state-of-the-art design and verification techniques: IC obfuscation, watermarking, fingerprinting, metering, concurrent checking and verification, for mitigating supply chain security risks such as IC misusing, counterfeiting and overbuilding.