Test Response Compaction in VLSI BIST with Array of Two-Input Linear Logic
SUNIL RANJAN DAS, Alexander R. Applegate · 2011
The design of aliasing-free space compactor for built-in self-testing of very large scale integration circuits and systems is of great importance, especially due to the design paradigm shift in recent years from system-on-board to system-on-chip.