FPGA Implementation of an Efficient VLSI Architecture for Lift Based 5/3 DWT
Professor, E&C, SDMIT, Ujire ,India, Shriram P Hegde, Seshasayanan Ramachandran · IOSR Journal of VLSI and Signal processing · 2014
The wavelet transform has emerged as advanced technology in the field of VLSI implementation for image compression.Wavelet based coding provides improvements in picture quality at higher compression ratios.In this paper, we propose an efficient VLSI architecture for lifting based 5/3 DWT using FPGA.The lifting scheme 5/3 algorithm is used for implementing 1D-DWT architecture.The 2D-DWT lifting based architecture is designed using 1D-DWT lifting architectures.The proposed architecture uses less hardware interns of dedicated multipliers compared to existing architectures.The proposed architecture is implemented on Virtex-IV FPGA and it is observed that the parameters such as LUT's and delays are efficient.