Implementation of Error Correction Technique Using OCC on FPGA
Vijendra P. Meshram, Neha R. Tawade, Babasaheb Ambedkar, Sanjana M. Deshmukh, Sameer V. Nandanwar, U Student, Dipika D. Borkar · International Journal For Science Technology And Engineering · 2016
When data is transmitted through a channel (wired or wireless), some noises may affect the reliability of data. Because of this actual information get changed. This referred as error. Therefore error detection and correction techniques are required at the receiver. Orthogonal code is one of the coding techniques which detect as well as correct the corrupted data. In this method each k-bit data set is converted into n-bit orthogonal code. An n-bit orthogonal code contains n/2 1’s and n/2 0’s, that means parity of this code is always zero. In this paper we present a new methodology to enhance the error correction capability of orthogonal code. This technique is implemented using VHDL and field programmable gate array (FPGA).