Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits
Kuan-Ying Chiang, Yu-Hao Ho, Yo-Wei Chen, C.-S. Pan, James Chien-Mo Li · 2015
A FAST fault model is proposed for small delay faults induced by cross-gate defects in FinFET. FAST ATPG, fault simulation, and test selection are presented to generate and select test patterns to detect FAST faults. Experiments on large benchmark circuits show that our pattern sets have approximately 29% and 4% better FAST coverage and FAST SDQL respectively than those of commercial tool timing-unaware 1-detect pattern sets.