Implementation of Low Power Digital FIR Filter Design Based on low power multipliers and adders
U. Venkata Sivaiah, P. R. Siva Prasanna, Y. Devaraju · 2013
Abstract-This paper presents the methods to reduce dynamic power consumption of a digital Finite Impulse Response (FIR) filter these methods include low power serial multiplier and serial adder, combinational booth multiplier, shift/add multipliers, folding transformation in linear phase architecture and applied to fir filters to reduce power consumption due to this glitching is also reduced. The minimum power achieved is 110mw in fir filter based on shift/add multiplier in 100MHZ to 8taps and 8bits inputs and 8bits coefficients. The proposed FIR filters were synthesized implemented using Xilinx ISE Spartan 3E FPGA and power is analyzed using Xilinx XPower analyzer.