A bit-serial floating point multiply/add architecture for signal processing applications
Bertrand Jeffery Williams · OakTrust (Texas A&M University Libraries) · 1983
Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to [email protected], referencing the URI of the item.