Bridging faults in CMOS circuits which are non-Iddq testable and their effect on delay testing
G. Tu · OakTrust (Texas A&M University Libraries) · 1997
Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to [email protected], referencing the URI of the item.