The CONNECT Network-on-Chip Generator

Michael K. Papamichael, James C. Hoe · Computer · 2015

Efficiently supporting the communication needs of systems on chip with tens to hundreds of interacting modules requires a systematic and flexible network-on-chip (NoC) infrastructure. The freely available CONNECT generator lets users quickly navigate a range of design parameters to produce tailored NoC design instances in Verilog. To date, it has generated nearly 4,000 designs.

Read the paper · More papers on PaperTik