Low-Power Data-Driven Dynamic Logic (D3L)
R. Rufati, Kenneth C. Smith · 2000
In this paper a new family of low-power dynamic logic called Data-Driven Dynamic Logic (D3L) is introduced. In this logic family, the synchronization clock has been eliminated, and correct sequencing is maintained by appropriate use of data instances. Then, it is shown that replacement of the clock with input data implies less power dissipation without speed degradation compared to conventional dynamic logic.