AN EFFICIENT VITERBI DECODER DESIGN FOR DMB RECEIVER HyoWonKim*,BongSoo Lee *,SuHyunKim*,SeongJun Shin *,JoungChul Ahn * * National Security Research Institute, Republic ofKorea

Iring Pre · 2005

Theefficient Viterbi decoder that supports full data-rate output ofDMB system wasproposed. Inthis paper, SST scheme wasadopted forViterbi decoder withpuncturing toreduce thepowerconsumption. Puncturing vector tables aremodified andre-arranged tobedesigned bya hardwired logic tosavethesystem area. Newre-scaling schemeisproposed andtheproposed re-scaling scheme optimizes thewordlength ofpathmetric memoryand greatly reduces thecomputational loadforre-scaling by controlling MSB ofpathmetric memory.Another saving ofcomputation isdonebyproposed algorithm forbranch metric calculation, whichmakesuseofpre-calculated metric values.Thedesigned Viterbi decoder was synthesized using SAMSUNG 0.35u standard cell library andoccupied smallareaandshowedlowpower consumption.

Read the paper · More papers on PaperTik