FPGA IMPLEMENTATION AND DESIGN OF LOW POWER SEQUENTIAL FILTER
Shivam Singh Sikarwar, Deepak Sharma, Vijay Kumar Sharma, Lord Krishna · 2015
We will presents the design and FPGA implementation of sequential digital 8-tap FIR filter using a novel micro programmed controller based design approach. In the paper, the FIR filter is designed for operation controls by micro programmed controller. The proposed FIR filter will be coded in VHDL using modular design approach, and implement in Spartan-3E FPGA. The performance evaluation and synthesis results obtained through Xilinx ISE synthesis tool and functionally checked in Model sim module.